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Abstract
The Beetle is a 128 channel readout chip for silicon
strip detectors in LHCb. In addition to the pipelined
readout path known from the RD20 architecture which
can be used either in analogue or binary mode, the
Beetle features an additional prompt binary readout
path, used for the LHCb pile-up veto counters and a
triple-redundant layout of the control logic. It is manu-
factured in commercial 0.25µm CMOS technology us-
ing radiation hard design techniques.
In addition to a total dose irradiation with X-rays,
an SEU irradiation test with 65 MeV protons was per-
formed with Beetle1.3. The results of this test are pre-
sented together with new results from the Beetle ver-
sions 1.3, 1.4 and 1.5, which were submitted in the
Beetle ER engineering run in May 2004.
I. The Beetle Chip Architecture
The Beetle [1] is an analogue pipelined readout chip
and implements the RD20 front-end architecture [2].
For a fast trigger decision it provides a comparator
with prompt binary output signals. Using the com-
parator output signals instead of analogue front-end
signals, the Beetle can alternatively operate in a bi-
nary pipelined mode. Figure 1 shows a schematic block
diagram of the latest versions Beetle1.2 to 1.5. The
chip integrates 128 channels. Each channel consists
of a low-noise charge sensitive preamplier, an active
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CR-RC pulse shaper and a buer. For capacitive loads
 50 pF the chip achieves rise times  25 ns and spill-
over of  30% of the maximum at 25 ns after the
peak, suitable for operation within the LHCb experi-
ment. The chip provides two dierent readout paths.
For the binary readout the front-end's output couples
to a comparator which features invertable outputs to
detect input signals of either polarity and individually
adjustable threshold levels. Four adjacent comparator
outputs are logically ORed, latched, multiplexed by 2
and routed o the chip via low voltage dierential sig-
naling (LVDS) ports at 80 MHz. The pipelined read-
out path can operate in either a binary mode by us-
ing the comparator outputs or an analogue mode by
sampling the front-end buer's output with the LHC
bunch-crossing frequency of 40 MHz. The sampled am-
plitudes are stored in an analogue memory (pipeline)
with a programmable latency of at maximum 160 sam-
pling intervals. This is combined with an integrated
trigger buer of 16 stages. Upon a trigger the corre-
sponding signals stored in the pipeline are transferred
to the multiplexer via a resettable charge sensitive am-
plier. The number of active output ports is cong-
urable and allows a readout time of at minimum 900ns
per event. The output of a sense channel is subtracted
from the analogue data to compensate common mode
eects. On-chip digital-to-analogue converters (DACs)
with a resolution of 8 bits generate the bias currents
and control voltages. For test and calibration pur-
poses, an adjustable charge injector is implemented on
each channel. All bias settings and conguration pa-
rameters, e.g. trigger latency, readout mode and read-
out speed, can be programmed and read back via a
standard I
2
C-interface [3]. All digital I/Os, except for
the I
2
C-lines and the daisy chain ports, use LVDS sig-
nals.
The Beetle is designed in a commercial 0.25µm
CMOS technology and has a die size of 6:1 5:4mm
2
.
The pitch of the analogue input pads is 40.24µm. If no
prompt readout is required, the chips can be mounted
side-by-side, since no connections to the top and bot-
tom side of the chip are required. This allows an overall
pitch of 50 µm matching the readout pitch of typical
high resolution silicon strip detectors. In case of the
silicon vertex detector, the readout chip will be posi-
tioned only 5 cm from the LHC beams, which means
that the Beetle has to be radiation hard. The chip
is designed to withstand a total dose in excess of 10
Mrad (100 kGy) by taking the following design mea-
sures [4]: forced bias currents are used in all analogue
stages instead of xed node voltages; enclosed gate
structures for NMOS transistors suppress increasing
leakage currents under irradiation; a consistent use of
guard rings minimises the risk of Single Event Latch-
up (SEL) [5].
II. Chip Performance
Most analogue measurements performed on the pre-
vious versions of the Beetle chip have been repeated
with Beetle1.3. Measurements of pulse-shapes gain
and noise (tab. 1) were conducted, all reproducing the
results presented in [6] and [7] very well. Also a com-
parison of the equivalent noise charges of Beetle1.3
with the results from the Beetle FE 1.1 frontend-only
test chip was performed. It showed an only marginal
degradation of the noise performance due to the stages
of the pipelined readout, corresponding to a 50 e
 
rise
in the oset parameter.
Table 1: ENC of the Beetle1.3 chip in pipelined operation



























III. The Beetle ER engineering run
A Production Readiness Review (PRR) for the Beetle
chip was held at Heidelberg on the 20
th
of April 2004.









Silicon Tracker, consisting of Trigger Tracker (TT) and In-
ner Tracker (TT) detectors
discriminator for the application in the VETO
3
. Thus
it concluded to place two or three versions of the chip
on the reticle for an engineering run. In case of three
versions in equal quantities, a subsequent production
run would result in  12500 chips/version, while only
 3500 are needed to equip the experiment, leaving
enough margin for production yield and spares.
Therfore it was later on decided to place equal quan-
tities of any chip version on the reticle of the engineer-
ing run.
Although the Beetle1.3 fulls the requirements of
VeLo and ST, an attempt was made to x the remain-
ing minor problems along with the redesign of the com-
parator needed in the pile-up VETO. Those include a
wrongly encoded pipeline column number parity bit
in consecutive readout, some cross talk between the
readout lines of the pipeline, and baseline variations
between consecutive and non-consecutive event read-
outs. The foreseen modications were categorized into
low risk and high risk, and submitted in two dier-
ent designs, in order to maximize the probability of
receiving a working chip that satises all requirements
by VETO, VeLo and ST.
A. Beetle1.3
As a backup in case the other versions would fail to
qualify in time, 2 instances of the unchanged Beetle1.3
[6] [7] were placed on the reticle.
B. Beetle1.4
This version included all changes that were considered
to be a low risk by the PRR. These included:
 Improved Comparator: The linearity of the local
threshold DAC was improved by better matching
the components. The crosstalk or feedback
4
was
reduced by the removal of an analogue-powered
inverter stage considered to be the culprit for this
eect.
 Pipeline Column Number Parity Bit: This bit was
swapped with another (static) signal in the read-
out header and is thus transmitted later. This re-
solves the issue that the parity of the previous
data frame was transmitted.
 Beetle ID: A version identication was included
by means of some unused bits in the CompThresh-
old register, allowing the identication of dierent
chip versions via I
2
C readout.
 Alignment Markers: Cross markers included in
two positions on the chip layout facilitate auto-
matic bonding. These unique structures enable a
3
Pile-Up Veto Counters on the opposite side of the interac-
tion point
4
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Figure 1: Block schematic of the Beetle chip.
reliable calculation of the chip's position by means
of the bonding machines pattern recognition algo-
rithm.
 Reduced even/odd Crosstalk: An increased spac-
ing of the pipeline readout lines reduces the
crosstalk from signals on an even channel number
to the following odd one (or from an odd channel
to the preceding even channel number, since ca-
pacitive coupling is symmetric) to the same value
for all neighbouring channels.
The Layout of the Beetle1.4 chip is shown in g. 2.
C. Beetle1.5
On Beetle1.5, depicted in g. 3, also all "high risk"
changes promising an improved analogue performance
were included. In addition to the changes implemented
on Beetle1.4 these concern:
 Revised Power Routing: The power supply of
some parts of the discriminator was separated
from the front end. This resulted in a revised
power routing of the comparator and two new
power pads.
 Pipeline Cells: The storage capacitors of the
pipeline were changed from NMOS transistors to
NFET over NWELL structures. For the latter the
NWELL replaces the voltage-dependent inversion
channel representing one of the capacitor plates,
thus removing the voltage dependency of the ca-
pacitance and improving the chip's linearity.
 Revised Pipeline Readout: The Pipeline Readout
Amplier (Pipeamp) was split into 4 blocks equiv-
alent to the multiplexer and connected with power
bars to the latter (c.f. g 3). By this the over-
all atness of the readout baseline is greatly im-
proved.
The driver tree of the pipeamp's reset signal was
re-implemented, exactly equivalent to that of the
multiplexers tracking signal.
Finally a misalignment of  200 ps between read-
out header and analogue data was resolved by an
additional delay of some control signals.
As a result the dierences between consecutive
and non-consecutive readouts almost vanished.
 Test Structure: To monitor process parameters or
radiation damage a test structure was included.
 Improved Power Routing: To gain full advantage
from the changes in the power routing of the dis-
criminator, pipeline readout and multiplexer, the
power routing on the top and rear side of the chip
was improved.
 Dierent Beetle ID
Figure 2: Layout of the Beetle1.4 chip.
IV. Beetle Irradiation Tests
To verify the radiation hardness of the Beetle chip and
to test its SEU protection and correction mechanisms,
two irradiation tests were performed.
A. Total Ionizig Dose Irradiation Test
A sample of 3 Beetle1.2 chips was irradiated with X-
rays. Fig. 4 shows a Beetle chip in the X-ray irradiation
facility at CERN. The accumulated dose achieved in
the allocated time was 45Mrad after which the chips
did not show any obvious changes, neither in noise,
nor in the pulse shape. A thorough investigation how-
ever revealed, that the DC-current for a 10% drop in
amplitude decreased from  210 nA (unirradiated) to
 65 nA (at 45Mrad), as g. 5 shows. For 300 µm thick





to a maximum strip occupancy of  140% an unirra-
diated Beetle1.2 chip can read out without pile-up ef-
fects. This value drops to  42% after 45Mrad, which
is still well above the highest occupancies expected in
LHCb.
B. SEU Test with 65MeV Protons
In February 2004 a proton irradiation of 3 Beetle1.3










Figure 3: Layout of the Beetle1.5 chip. It can be easily
distinguished from other versions by the pipeamp split into
four parts.
sued with this test: A measurement of the total SEU
cross section and the verication of the Beetles SEU
detection and correction mechanisms.
For the latter there are 4 classes of registers on Bee-
tle1.3 to 1.5:
 Non-redundant registers without parity. These are
only used for the multiplexer's read bit. Since the
read bit is not retrieved after leaving the last
channel, an SEU can only generate a 2
nd
read
bit, corrupting at maximum 2 data frames with-
out any further consequences.
 Non-redundant registers with global parity. For
area constraints, these are used in the channel-
mask registers for test-pulse injection and com-
parator operation and for the local discriminator
threshold values. Changes in the testpulse mask
don't aect the chip's operation at all, while other
changes only aect the discriminator operation of
the chip, i.e. only in that case a reconguration
via I
2
C is required. Changes in these registers are
indicated in the readout data header and are also
counted with the internal SEU counter.
 Triple-redundant registers with majority voting
and autocorrection. These are used in all other
static registers on the chip. The content of these
registers is updated from it's majority output, if
a bit ip was detected and the SEU counter is
incremented.



















Figure 5: Relative signal amplitude as a function of the
DC current into the amplier input. For dierent doses in
addition to the test signal, a DC current was forced into
the amplier input.
 Triple-redundant registers with majority voting.
These are used in all state machines on the chip.
Since the content of these registers is periodically
updated, self-repogramming is not required.
From this concept it is evident that all SEUs ex-
cept for those in multiplexer and state machines are
counted. Furthermore, uncorrected SEUs can be lo-
calised by reading back all register contents.
During a rst irradiation up to 273 krad, no SEUs
were encountered and in turn a second run with a ux
higher by one order of magnitude was scheduled. It
resulted in 4 SEUs with at least 1 SEU per chip. The
results and dose prole of the two runs are given by
g. 8 and tab. 2. Strangely all 4 SEUs ocurred inside a
region of only 923 krad. Taking the width of this region
to extract an upper limit for the SEU sensitivity, one
nds






For the LHCb VeLo (1344 chips = 21 Stations a 64
Chips) and a total dose of 10 Mrad in 10 years one
calculates  1 SEU every 25 minutes, which does not
even require a reprogramming of the chip. A similar
calculation for the VETO counters (64 chips) results
in  1 SEU in 4days.
Figure 6: IT-Hybrid with 3 Beetle1.3 chips during irradia-
tion with the PIF at PSI
Figure 7: Proton irradiation setup at PSI. The picture is
a rear view of g. 6. The beam spot is easily visible as a
discoloration around the 3 bolts holding the hybrid with
the 3 Beetle chips. In the background the exit window of
the proton beamline is visible.
V. Conclusions
While Beetle1.3 already fullls all VeLo and ST re-
quirements, Beetle1.4 provides an improved discrimi-
nator for the VETO counters and a reduced channel
crosstalk. In addition to this, Beetle1.5 xes some mi-
nor issues, it e.g. features a atter and more stable
readout baseline.
Irradiation tests have proven, that the Beetle chip
will easily stand the required total dose, while the
Table 2: Summary of the 65MeV proton irradiation runs
at PSI.
Irrad. Run 1 2




















Dose 273 krad 7:66Mrad
SEU 0 4
Analogue unchanged unchanged
Figure 8: Integrated ux and accumulated dose on a Bee-
tle chip as a function of time for the two 65MeV proton





test of it's sophisticated SEU detection and correction
mechanisms predict a rate of less than 1 uncorrected
SEU per day.
A production run with 48 wafers is planned for the
end of 2004, after the relevant Beetle versions have
been qualied to the needs of the dierent LHCb de-
tectors.
Currently an automated test of the chips on the
wafer level is set up. It is built around a Suss PA2000
automatic probe station and sports a fast DAQ system
that reads out the setup at LHCb speeds.
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